XR-2211

FSK Demodulator/Tone Decoder

The XR-2211 is a monolithic phase-locked loop (PLL) system especially designed for damecommunications. It is particularly well suited for FSK modern applications. It operates over a wide supply voltage range of 4.5 to 20V and a wide frequency range of 0.01 Hz to 300 kHz. It can accommodate analog signals between 2 mV and 3V, and can interface with conventional DTL, TFL and ECL logic families. The circuit consists of a basic PLL for tracking an input signal within the pass band, a quadrature phase detector which provides carrier detection, and an FSK voltage comparator which provides FSK demodulation External components are used to independently set center frequency, bandwidth, and output delay.

FEATURES

0.01 Hz to 300 kHz Wide Frequency Range 4.5V to 20V Wide Supply Voltage Range DTL/TTL/ECL Logic Compatibility FSK Demodulation, with Carrier-Detection 2 mV to 3 Vrms Wide Dynamic Range Adjustable Tracking Range (±1% to ±80%) 20 ppm/°C, typ. Excellent Temp. Stability

APPLICATIONS

FSK Demodulation Data Synchronization Tone Decoding FM Detection Carrier Detection


ABSOLUTE MAXIMUM RATINGS

Power Supply	20 V
Input Signal Level	3V rms
Power Dissipation	
Ceramic Package: Derate above T _A = +25°C	750 mW 6 mV/°C
Plastic Package: Derate above T _A = +25°C	625 mW 5.0 mW/°C


AVAILABLE TYPES

Part Number	Package	Operating Temperature
XR-2211M	Ceramic	-55°C to +125°C 0°C to +75°C
XR-2211CN	Ceramic	
XR-2211CP	Plastic	0°C to +75°C
XR-2211N	Ceramic	-40°C to +85°C
XR-2211P	Plastic	-40°C to +85°C

PACKAGE INFORMATION



FUNCTIONAL BLOCK DIAGRAM



CHARACTERISTICS

Lyons: $V^+ = +12V$, $T_A = +25^{\circ}C$, $R_0 = 30 \text{ K}\Omega$, $C_0 = 0.033 \mu\text{F}$. See Fig. 2 for component designation

CHARACTERISTICS	XR	-2211/2	211M	,	KR-221	C		
Marine 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS	CONDITIONS
GENERAL Supply Voltage Supply Current	4.5	4	20 7	4.5	5	20 9	V mA	R ₀ ≥10 KΩ. See Fig. 4
OSCILLATOR SECTION Frequency Accuracy Frequency Stability Temperature Power Supply Upper Frequency Limit Lowest Practical	100	±1 ±20 0.05 0.2 300	±3 ± 50 0.5		±1 ±20 0.05 0.2 300		pp m € %/V	Deviation from $f_0 = 1/R_0C_0$ $R_1 = \infty$ See Fig. 8. $V^+ = 12 \pm 1V$. See Fig. 7. $V^+ = 5 \pm 0.5V$. See Fig. 7.
Operating Frequency Timing Resistor, R ₀ Operating Range Recommended Range LOOP PHASE DETECTOR SECTION	5 15		0.01 2000 100	5 15	0.01	2000 100	Hz KΩ KΩ	
Peak Output Current Output Offset Current Output Impedance Maximum Swing QUADRATURE PHASE DETECTOR	±150	±200 ±1 1 ±5	±300	±100 ±4	±200 ±2 1 ±5	±300	μΑ μΑ ΩΜ V	Measured at Pin 11. Referenced to Pin 10.
Peak Output Current Output Impedance Maximum Swing INPUT PREAMP SECTION	100	150 1 11			150 1 11		μΑ MΩ Vpp	Measured at Pin 3.
Input Impedance Input Signal Voltage Required to Cause Limiting		20	10		20 2		KΩ mV rms	Measured at Pin 2.
VOLTAGE COMPARATOR SECTIONS Input Impedance Input Bias Current Voltage Gain Output Voltage Low Output Leakage Current	55	2 100 70 300 .01		55	2 100 70 300 .01		MΩ nA dB mV μA	Measured at Pins 3 and 8. R _L = 5.1 KΩ I _C = 3 mA V _O = 12V
INTERNAL REFERENCE Voltage Level Output Impedance	4.9	5.3 100	5.7	4.75	5.3 100	5.85	ν Ω	Measured at Pin 10.




Figure 1. Functional Block Diagram of a Tone and FSK Decoding System Using XR-2211.




Figure 2. Generalized Circuit Connection for FSK and Tone Detection.

XR-2211 FSK Demodulator/Tone Decoder

Description

The XR-2211 is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modern applications. It operates over a wide supply voltage range of 4.5 to 20 V and a wide frequency range of 0.01 Hz to 300 kHz. It can accommodate analog signals between 2 mV and 3 V, and can interface with conventional DTL, TTL, and ECL logic families. The circuit consists of a basic PLL for tracking an input signal within the pass band, a quadrature phase detector which provides carrier detection, and an FSK voltage comparator which provides FSK demodulation. External components are used to independently set center frequency, bandwidth, and output delay.

Features

Wide Frequency Range
 Wide Supply Voltage Range
 DTL/TTL/ECL Logic Compatibility

FSK Demodulation, with Carrier Detection

Wide Dynamic Range

Adjustable Tracking Range (±1% to ±80%)

Excellent Temp. Stability

2 mV to 3 V rms
20 ppm/°C, typ.

Applications

- FSK Demodulation
- Data Synchronization
- Tone Decoding
- FM Detection
- Carrier Detection

Absolute Maximum Ratings

Power Supply 20 V
Input Signal Level 3 V rms
Power Dissipation 625 mW
Derate above T_A = +25℃ 5.0 mW/°C
Operating Temperature 0°C to + 75℃





Figure 1: Functional Block Diagram of a Tone and FSK Decoding System Using XR-2211.

Functional Block Diagram



Description Of Circuit Controls

Signal Input (Pin 2): Signal is ac coupled to this terminal. The internal impedance at Pin 2 is 20 $K\Omega$. Recommended input signal level is in the range of 10 mV rms to 3 V rms.

Quadrature Phase Detector Output (Pin 3): This is the pedance output of quadrature phase detector and is internally connected to the input of lock detect voltage comparator. In tone detection applications, Pin 3 is connected to ground through a parallel combination of RD and CD (see Figure 2) to eliminate the chatter at lock detect outputs. If the tone detect section is not used, Pin 3 can be left open circuited.

Lock Detect Output, Q (Pin 5): The output at Pin 5 is at "high" state when the PLL is out of lock and goes to "low" or conducting state when the PLL is locked. It is an open collector type output and requires a pull-up resistor, R_L, to V+ for proper operation. At "low" state, it can sink up to 5 mA of load current.




Figure 2: Generalized Circuit Connection for FSK and Tone Detection.

CUSTOM PACKAGED IN USA BY RADIO SHACK, A DIVISION OF TANDY CORPORATION

logic complement of the lock detect output at Pin 5. This output is also an open collector type stage which can sink 5 mA of load current at low or "on" state.

FSK Data Output (Pin 7); This output is an open collector logic stage which requires a pull-up resistor, R_L, to V+ for proper operation. It can sink 5 mA of load current. When decoding FSK signals, FSK data output is at "high" or "off" state for low input frequency, and at "low" or "on" state for high input frequency. If no input signal is present, the logic state at Pin 7 is indeterminate.

FSK Comparator Input (Pin 8): This is the high impedance input to the FSK voltage comparator. Normally, an FSK post-detection or data filter is connected between this terminal and the PLL phase detector output (Pin 11). This data filter is formed by RF and CF Figure 2. The threshold voltage of the comparator is set by the internal reference voltage, VR, svallable at Pin 10.

Reference Voltage, V_R (Pin 10): This pin is internally biased at the reference voltage level, V_R : $V_R \approx V+/2 - 650$ mV. The dc voltage level at this pin forms an internal reference for the voltage levels at Pins 5, 8, 11 and 12. Pin 10 must be bypassed to ground with a 0.1 μ F capacitor for proper operation of the circuit.

Loop Phase Detector Output (Pin 11): This terminal provides a high impedance output for the loop phase detector. The PLL loop filter is formed by R_1 and C_1 connected to Pin 11 (see Figure 2). With no input signal, or with no phase error within the PLL, the dc level at Pin 11 is very nearly equal to V_R . The peak voltage swing evailable at the phase detector output is equal to ${}^{\dagger}V_R$.

VCO Control Input (Pin 12): VCO free-running frequency is determined by external timing resistor, Rg, connected from this terminal to ground. The VCO free-running frequency, fg, is:

$$f_0 = \frac{1}{R_0 C_0}$$
 Hz

where C0 is the timing capacitor across Pins 13 and 14. For optimum temperature stability, R0 must be in the range of 10 K Ω to 100 K Ω .

This terminal is a low impedance point, and is internally biased at a dc level equal to V_R. The maximum timing current drawn from Pin 12 must be limited to ≤3 mA for proper operation of the circuit.

VCO Timing Capacitor (Pins 13 and 14): VCO frequency is inversely proportional to the external timing capacitor, C₀, connected across these terminals (see Figure 4). C₀ must be nonpolar, and in the range of 200 pF to 10 µF.

VCO Frequency Adjustment: VCO can be fine-tuned by connecting a potentiometer, R_X, in series with R₀ at Pin 12 (see Figure 6).

VCO Free-Running Frequency, fg: XR-2211 does not have a separate VCO output terminal, Instead, the VCO outputs are internally connected to the phase detector sections of the circuit. However, for set-up or adjustment purposes, VCO free-running frequency can be measured at Pin 3 (with C_D disconnected), with no input and with Pin 2 shorted to Pin 10.

APPLICATIONS INFORMATION

FSK Decoding:

Figure 8 shows the basic circuit connection for FSK decoding. With reference to Figures 2 and 6, the functions of external components are defined as follows: R_0 and C_0 set the PLL center frequency R_1 sets the system band width, and C_1 sets the loop filter time constant and the loop damping factor. C_P and R_F form a one-pole post-detection filter for the FSK data output. The resistor R_B (=510 K Ω) from Pin 7 to Pin 8 introduces positive feedback across FSK comparator to facilitate rapid transition between output logic states.

Recommended component values for some of the most commonly used FSK bands are given in Table I.




Figure 6: Circuit Connection for FSK Decoding.

Design Example:

75 Baud FSK demodulator with mark space frequencies of 1110/1170 Hz:

Step 1: Calculate fo: fo = (1110 + 1170) (1/2) - 1140 Hz

Step 2: Choose $R_0=20~{\rm K}\Omega$ (18 K Ω fixed resistor in series with 5 K Ω potentiometer)

Step 3: Celculate C₀ from Figure 5: C₀ = 0.044 μF

Step 4: Calculate R₁: R₁ = R₀ (2240/60) = 380 K Ω

Step 5: Calculate C1: C1 = C0/4 = 0.011 HF

Note: All values except $\mathbf{R}_{\mathbf{Q}}$ can be rounded to nearest standard value.

FSK BAND	COMPONENT VALUES					
300 Baud f ₁ = 1070 Hz f ₂ = 1270 Hz	$C_0 = 0.039 \mu\text{F}$ $C_1 = 0.01 \mu\text{F}$ $R_1 = 100 \text{K}\Omega$	$C_F = 0.005 \mu\text{F}$ $R_0 = 18 \text{K}\Omega$				
300 Baud f ₁ = 2025 Hz f ₂ = 2225 Hz	$C_0 = 0.022 \mu\text{F}$ $C_1 = 0.0047 \mu\text{F}$ $R_1 = 200 \text{K}\Omega$	$C_F = 0.005 \mu\text{F}$ $R_0 = 18 \text{K}\Omega$				
1200 Baud f ₁ = 1200 Hz f ₂ = 2200 Hz	$C_0 = 0.027 \mu\text{F}$ $C_1 = 0.01 \mu\text{F}$ $R_1 = 30 \text{K}\Omega$	$C_F = 0.0022 \mu\text{F}$ $R_0 = 18 \text{K}\Omega$				

Table 1: Recommended Component Values for Commonly Used FSK Bands. (See Circuit of Figure 6.)

ELECTRICAL CHARACTERISTICS

Test Conditions: $V^+ = +12 \text{ V}$, $T_A = +26^{\circ}\text{C}$, $R_0 = 30 \text{ K}\Omega$, $C_0 = 0.033 \,\mu\text{F}$, See Figure 2 for component designation.

PARAMETERS	MIN.	TYP.	MAX.	UNIT	CONDITIONS
GENERAL	4.5		20	v	
Supply Voltage	4.0	5	9	mA	R ₀ ≤ 10 KΩ
Supply Current		3		 +	
OSCILLATOR SECTION		±1		96	Deviation from fg = 1/RgCg
Frequency Accuracy		<u>-1</u>	Į.	"	R1 = **
Frequency Stability		+	1	ppm/°C	•••
Temperature	·	±20	ì	×/V	V+ = 12 ± 1 V.
Power Supply		0.05	1	%/V	V+ = 5 ± 0.5 V.
		0.2	.[1	R ₀ = 8.2 KΩ, C ₀ = 400 pF
Upper Frequency Limit	ł	300	ı	kHz	70 - 8.2 Kus, cu - 100 p.
Lowest Practical Operating Fraquency		0.01		Hz	$R_0 = 2 M\Omega_s C_0 = 50 \mu F$
Timing Resistor, Ro				1 "0	
Operating Range	- 5	1	2000	ΚΩ	
Recommended Range	15	<u> </u>	100	K72	
LOOP PHASE DETECTOR SECTION			1	1	
Peak Output Current	±100	±200	±300	μΑ	Measured at Pin 11.
Output Offset Current		±2	1	μΑ	
Output Impedance	{	1	1	MΩ	
Meximum Swing	‡4	±5		V	Referenced to Pin 10.
QUADRATURE PHASE DETECTOR					Measured at Pin 3.
	1	150	1	μА	
Peak Output Current	1	1	1	MΩ	1
Cutput Impedance	1	11	ł	V pp	
Maximum Swing	-				
THE PHEAMP SECTION	1		1		Measured at Pin 2.
Input Impedance		20	1	ΚΩ	
annut Signal	1	1 .	1		
Voltage Required to Cause Limitin	9	2		mV m	8
VOLTAGE COMPARATOR SECTION	us eu				
Input Impedence	1	2		MΩ	Measured at Pins 3 and 8.
Input Bias Current	ł	100	1	nA	-
Voltage Gain	1	70	- 1	dB	R_ = 5.1 KΩ
Output Voltage Low	1	300		mV	IC = 3 mA
Output Leakage Current		0.0	1	μΑ	Vo = 12 V
INTERNAL REFERENCE	4.75	5.3	5.8	5 V	Measured at Pin 10.
Voltage Level	""	100		Ω	Ì
Output Impedance					





Figure 3: Typical Supply Current vs V+ (Logic Outputs Open Circuited)






Figure 4: VCO Frequency vs Timing Resistor. Figure 5: VCO Frequency vs Timing Capacitor.

TONE DETECTION:

Figure 7 shows the generalized circuit connection for tone detection. The logic outputs, Q and \overline{Q} at Pins 5 and 6 are normally at "high" and "low" logic states, respectively. When a tone is present within the detection band of the PLL, the logic state at these outputs become reversed for the duration of the input tone. Each logic output can sink 5 mA of load current.

Both logic outputs at Pins 5 and 6 are open collector type stages, and require external pull-up resistors R_{L1} and R_{L2} , as shown in Figure 7.

With reference to Figures 2 and 7, the functions of the external circuit components can be explained as follows: R_0 and C_0 set VCO center frequency; R_1 sets the detection bendwidth; C_1 sets the low pass-loop filter time constant and the loop damping factor, R_{L1} and R_{L2} are the respective pull-up registors for the Ω and $\widetilde{\Omega}$ logic outputs.

Typical values for detection band of 1 kHz +20 Hz:

Ro = 18K

 $C_0 = 0.05 \, \mu F$

R₁ = 1 meg

 $C_1 = 0.013 \,\mu\text{F}$

CD= 0.42 µF

Fine-tune centsr frequency with RX




Figure 7: Circuit Connection for Tone Detection.

RADIO SHACK, A DIVISION OF TANDY CORPORATION

U.S.A.: FORT WORTH, TEXAS 76102 CANADA: BARRIE, ONTARIO L4M 4W5

TANDY CORPORATION

AUSTRALIA

BELGIUM

U.K.

91 KURRAJONG AVENUE MOUNT DRUITT, N.S.W. 2770

PARC INDUSTRIEL DE NANINNE 5140 NANINNE

BILSTON ROAD WEDNESBURY WEST MIDLANDS WS10 7JN